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Abstract— The initiative to standardize compact (SPICE-like)
modelling has recently gained momentum in the semiconduc-
tor industry. Some of the important issues of the compact
modelling must be addressed, such as accuracy, testing, avail-
ability, version control, verification and validation. Most com-
pact models developed in the past did not account for these
key issues which are of highest importance when introducing
a new compact model to the semiconductor industry in par-
ticular going beyond the ITRS roadmap technological 100 nm
node. An important application for non-fully depleted SOI
technology is high performance microprocessors, other high
speed logic chips, as well as analogue RF circuits. The IC de-
sign process requires a compact model that describes in detail
the electrical characteristics of SOI MOSFET transistors. In
this paper a non-fully depleted SOI MOSFET model and its
Verilog-AMS description will be presented.
Keywords—Verilog-AMS, compact model coding, SOI MOSFET.
1. Introduction
Most compact models developed in the past did not ac-
count for several key issues that are of highest importance
when introducing a new compact model to the semiconduc-
tor industry in particular going beyond the ITRS roadmap
technological 100 nm node [1]. Compact models were de-
veloped in several different ways by dedicated modelling
groups including university research, internal company re-
search and developments. Individual groups were targeting
different domains and providing application specific solu-
tions. Each modelling group uses individual tools and tech-
niques for these modelling tasks, which are in many cases
strongly dependent on the selected target simulation tool.
At this time there is no standardized language to formu-
late compact model equations. Most developers write first
drafts of their device models in interpreted languages. Most
currently used interpreted modelling languages are those of-
fered by commercial interactive mathematical tools. Other
researchers prefer to use open-source interpreters and com-
pilers.
Generally speaking, compact device modelling suffers
from a lack of well-established, standardized methodol-
ogy. Moreover, neither approach provides the option to
share the code between different modelling teams and in-
dustrial partners. Nevertheless, to provide reliable indus-
trial solution a compact model and its description have to
be standardized. Development of compact device mod-
els involves different tasks which could be summarized as
follows: building physics based constitutive equations; en-
coding constitutive equations in computer language; imple-
menting the code into electrical simulators; validating com-
pact device model implementation. In this paper, we ex-
ploit hardware behaviour languages (HDL) as the basis for
device model developments. More specifically, we demon-
strate how compact modelling can be standardized using
Verilog-AMS [2], one of the most popular HDL. Already
at the model coding phase, the developers can evaluate the
validity and robustness of their model using any electrical
circuit simulator that supports Verilog-AMS.
The current standardization efforts include models for bulk
and SOI MOSFETs, and Si/SiGe BJT technologies. The
silicon-on-insulator CMOS integrated circuits (ICs) offer
many advantages as compared to their conventional bulk
silicon counterparts. An important application for non-fully
depleted SOI technology is high performance microproces-
sors, other high speed logic chips as well as analogue RF
circuits. The IC design process requires a compact model
that describes in detail the electrical characteristics of SOI
MOSFET transistors. In this paper the non-fully depleted
SOI MOSFET model [3] and its Verilog-AMS description
will be presented.
2. Compact modelling
with Verilog-AMS
Verilog-AMS provides a new dimension of design, simu-
lation, and testing capability for electronic systems. The
powerful features of Verilog-AMS language can be used
for fast testing of analog and mixed-signal systems. The
analog and mixed signal languages, such as Verilog-AMS,
VHDL-AMS and Verilog-A, are primarily viewed as sim-
ulation tools for mixed-signal and mixed-domain systems.
However, the versatility of the behaviour languages at the
device-level abstraction allows to apply them to compact
modelling as well.
The Verilog-AMS is a superset of Verilog and Ver-
ilog A, respectively. Besides the digital components, the
language also supports analog behavioural constructs.
The behavioural languages for digital system modelling,
i.e., Verilog-Digital or Verilog-D proceed with the dis-
crete change in signals at discrete points in time. How-
ever, Verilog-AMS simulation takes place in the analog
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domain and all the differential algebraic equations (DAEs)
are solved at every point in time. The generalized form of
Kirchhoff’s potential (KPL) and flow laws (KFL) formu-
lates the DAEs.
Each model may require a different approach, yet some of
the general guidelines can be followed to make the process
systematic.
2.1. Analog behavioural modelling
The behavioural description with the Verilog A language
can be used to represent different types of behaviours, in-
cluding linear, nonlinear, integro-differential and analog
event driven or any combination thereof. It is important
to note that it is valid in the time domain and encapsu-
lates a large signal behaviour. Performing linearization of
the large signal model around its operation point allows
small signal AC analysis to be performed as well. All be-
havioural models strongly depend on the understanding of
the model, its formulation for the well defined regions of
valid operation. The model must be stable as well as con-
tinuous in the description of its main region of operation.
The model developer is responsible for the model stability.
The Verilog-A language provides capabilities to effectively
handle model non-continuity but still relies on the devel-
oper for recognizing and utilizing these capabilities.
In the Verilog-A language, all analog behaviour descrip-
tion is defined within the analog statement. That statement
encompasses all necessary statements used to describe in-
terrelations of input and output signals of a given module.
The analog statement is used to define the behaviour model
in terms of contributions statements, control flow and/or
analog events statements. Valid syntax is shown below:
analog begin
<statements>
end
The groups of the statements within the analog block are
processed sequentially in the given order and at each time
step during a transient simulation. This formulation allows
the model developer to define the flow of control within the
block module which has implications in the formulations
of the analog behaviours for stability and robustness.
Parameter declarations are extensions of the basic variable
type definitions supported by Verilog-A and have similar
meaning to other programming languages. In addition, pa-
rameter definition supports an extended declaration syntax
for range checking which allow developers to control ac-
ceptable parameter ranges or parameter values. Specifying
the default value and valid range of its values assigned
during model initialization, the user is able to restrict the
parameter values to guarantee proper use of the model. The
basic parameter syntax is shown below:
parameter real W= 1E-6 from(0.0 : inf);
The parameter W has the value of 1 µm, which is consid-
ered constant during model evaluations. An optional range
specification limits any inputs of W between zero (0.0) and
infinity (inf ) but excluding upper and lower limits.
Fig. 1. A Verilog-A template for a compact MOSFET model.
The flows and potentials on nets, ports, and branches
in Verilog-AMS can be accessed using access functions.
The name of the access function is taken from the disci-
pline of the net, port, or branch associated with the signal
(Fig. 1), i.e.,
Vds = V(d, s);
The function above creates an unnamed branch from d to s
(if it does not already exist) and then accesses the branch
flow. In the following example I(d) does the same from d
to the global reference node (ground).
In Digital Verilog, the behavioural description always uses
blocks, integer variables and bit signals. With Verilog-A,
the behavioural description uses analog block, integer and
real variables and analog signals. Analog signal is declared
following a discipline. A discipline is an abstract data type
that describes a continuous domain by associating the po-
tential and flow nature. To assign an expression to a signal,
Verilog-A introduces the contribution operator <+. It is
used in a contribution statement where a behaviour relation
is described between input and output signal:
output signal <+ f(input signal);
The generalized form of the contribution statement above
consists of two parts, a left-hand side, and a right-hand
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side, separated by the contribution operator <+. Any real-
number expression may be used as the right-hand side. The
left-hand side specifies the source branch signal that
the right-hand side is to be assigned to. It must consist of
an access function applied to a branch. The access func-
tion within the expression function may be used in any
mode of operation: linear, nonlinear, algebraic or dynamic,
as well as constants and parameters. It can be applied to
any nodes or ports following the corresponding discipline
definition.
The example below illustrates the assignment of the gain
of the amplifier without including frequency effects:
V(out) <+ -gain * V(in)
This type of functional models is used for top level system
architecture design and analysis but can be easily applied
to the transistor level modelling.
2.2. Multi-discipline description
The Verilog-A language can support the description of sys-
tems used in many domains, such as electrical, mechanical,
fluid dynamics and thermodynamics. For this purpose, the
language provides a standard definition file where the main
disciplines are defined. In the same module, nodes from
different disciplines can be mixed.
Several semiconductor companies provide Verilog-AMS
models of their products for simulation purposes. In addi-
tion, most of the common digital as well as analog blocks
are freely available on the world wide web in the form
of HDL models. If these HDL codes are converted to
Verilog-AMS, they can be extremely useful for testing the
analog ICs, particularly the ICs under development. Fol-
lowing sections show Verilog-AMS applications to com-
pact modelling of the non-fully depleted SOI MOSFET
modelling.
3. Non-fully depleted SOI MOSFET
The non-fully depleted SOI MOSFETs model presented in
the paper is based on the general formula (1):
iS(t)+ iG f (t)+ iD(t)+ iGb(t) = 0 , (1)
where iS(t), iG f (t), iD(t), iGb(t) denote currents flowing
into the device at any time instant t. The equation (1) is to
be solved for a floating body-source voltage vBS(t), which
is the main variable of the model. The condition (1) ex-
presses the overall electrical neutrality of the MOSFET.
The formula (1) is illustrated in Fig. 2, which shows the
approximate spatial distribution of paths of carriers in the
device. This diagram also shows the main phenomena rele-
vant to the non-fully depleted SOI MOSFET operation and
accounted for in the model:
– transport at the Si-SiO2 interface (Ic, f/b – diffu-
sion/drift at the front/back Si-SiO2 interface);
Fig. 2. Approximation of the distribution of currents components
in the non-fully depleted SOI MOSFET.
– diffusion of electrons in the floating body (Idi f f ,n,B);
– thermal generation/recombination in the space-charge
areas (Irec,SB, Igen,DB);
– avalanche ionization in the regions with strong elec-
tric field (Mb in the case of the drain-body junction,
Msat, f/b in the case of the pinch-off regions);
– displacement currents (in the case of AC analysis
only).
The DC model has been developed as a solution of (1)
using the sinusoidal steady-state analysis (S3A) method [4].
According to this method any time-dependent variable in
the device may be expressed as:
u(t) = U +u∗ · ejωt (2a)
or
v(y, t) = V (y)+ v∗(y) · ejωt , (2b)
where: y – spatial coordinate along the channel; U , V (y) –
steady-state components; u∗, v∗(y) – complex amplitudes.
This approach allows for efficient formulation of consis-
tent DC and AC models of the corresponding device. These
models account for identical sets of phenomena. Moreover,
the AC models do not suffer from the requirement to parti-
tion the channel charge into source- and drain-related com-
ponents. The AC models of nodal currents may be used
for straightforward calculation of device inter-nodal admit-
tances (conductances and capacitances), which are in gen-
eral bias- and frequency-dependent.
Separation of the steady-state and non-steady-state compo-
nents of (1) leads to the general expressions describing DC
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Eq. (3a) and AC Eq. (3b) models of the non-fully depleted
SOI MOSFET characteristics:
IS + ID = 0 , (3a)
i∗s + i∗g f + i∗d + i
∗
gb = 0 . (3b)
The solution of these two equations allows the DC and
AC components of the floating body potential vBS(t) to
be determined. The accuracy of the obtained result de-
pends, of course, on the accuracy of DC current modelling.
The model used in this paper will be presented in the next
section.
3.1. Current formulation
The total DC source current IS may be viewed as a su-
perposition of the source-body junction current ISB and the
channel current Ic, f/b:
Is = ISB − Ic, f/b . (4)
Similarly, the total DC drain current ID may be consid-
ered as the difference between the drain-body junction cur-
rent IDB and the channel current Ic, f/b multiplied by the
appropriate factor of avalanche multiplication within the
“pinch-off” region:
ID = −IDB +Msat, f/b Ic, f/b . (5)
A simple model of the inversion layer current has been
used. For simplicity only front inversion layer currents
are described below. In general similar expressions are
valid also for back interface. The non-saturation region is
described with the simple model:
Ic, f =
W µc, fCox, f
L
(
VG f S −VT H, f − VDS2
)
VDS , (6)
where: L, W – channel length and width, respectively,
µc, f – channel mobility at the front interface, VT H, f – front
gate threshold voltage.
In saturation the model is as follows:
Ic, f =
W µc, fCox, f
L−∆Lsat, f
(
VG f S −VT H, f − VDSsat, f2
)
VDSsat, f , (7)
where: VDsat, f – saturation voltage for the front MOS struc-
ture, ∆Lsat, f – front channel length reduction in saturation.
These variables are defined as follows:
VDSsat, f = VG f S −VT H, f +L Esat, f
−
√(
VG f S −VT H, f
)2
+
(
LEsat, f
)2
, (8)
∆Lsat, f =
√
2εSi
qNB
(
VDS −VDSsat, f
)
+
(
εSi Esat, f
qNB
)2
−εSiEsat, f
qNB
. (9)
In the above equations Esat, f denotes the critical field
resulting in the saturation of carrier velocity at the front
interface.
The source-body junction current consists of two compo-
nents: the diffusion current at the “source” border of the
quasi-neutral region of density Jdi ff ,n,B, and the recombi-
nation current originating from the source-body junction
space-charge region. The area of the source-body junc-
tion may be calculated as the product of the channel
width W and the difference between body thickness tSi
and depletion widths formed by the front and back gates
(WG f B and WGbB, respectively). The depletion widths de-
pend on the gate-body voltage (in the depletion and weak
inversion range) or body-source voltage (in the strong inver-
sion range). Thus the following formula for the source-body
junction current can be formulated:
ISB = W (tSi−WG f B−WGbB)
×
[
Jdi f f ,n,B(WSB)− qWSB〈Rth,SB〉
]
. (10)
In the above formula WSB is the source-body junction width
whereas 〈Rth,SB〉 denotes a mean value of the recombina-
tion rate in the source-body junction. It is described with
formula (11) derived elsewhere [6]:
〈Rth,SB〉 = ni2τ j ·
√
e−uSB −1
ubi +uSB
× 2arctg
∣∣∣∣∣∣∣∣
NSD
ni
− ni
NB
e−uSB
√
e−uSB −1
e−uSB−1+
(
NSD
ni
+1
)(
ni
NB
e−uSB +1
)
∣∣∣∣∣∣∣∣
, (11)
where: ni – intrinsic carrier concentration, NSD –
source/drain doping, τ j – junction lifetime, uSB, ubi –
source-body and built-in voltage, respectively, normalized
to thermal voltage Vt = kT/q.
The diffusion current in the quasi-neutral region is de-
scribed in the following way:
Jdi ff ,n,B(y) = q
Dn,B
Ln,B
n2i
NB
×
e−uDS−uSB · chy−WSB
Ln,B
− e−uSBchL−WDB−y
Ln,B
shL−WSB−WDB
Ln,B
, (12)
where: Dn,B – diffusion coefficient, Ln,B – diffusion length,
WDB – drain-body junction width.
The drain-body junction current consists of two compo-
nents: the diffusion current at the “drain” border of the
quasi-neutral region and the recombination current origi-
nating from the drain-body junction space-charge region.
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Moreover, these two currents are multiplied within the
drain-body junction depletion area. Thus the drain-body
junction current can be described in the following way:
IDB = W (tSi−WG f B−WGbB)MDB
×
[
Jdi f f ,n,B(L−WDB)−qWDB〈Gth,DB〉
]
. (13)
In the above formula 〈Gth,DB〉 denotes the mean value of
the generation rate in the drain-body junction. Formula
〈Gth,DB〉 is described with formula (14) derived in [6]:
〈Gth,DB〉 = ni2τ j
√
1−e−uDS−uSB
ubi−uDS−uSB
×

ln
∣∣∣∣∣∣∣
NSD
ni
+1−
√
1−e−uDS−uSB
NSD
ni
+1+
√
1−e−uDS−uSB
∣∣∣∣∣∣∣
+ ln
∣∣∣∣∣∣∣
ni
NB
e−uDS−uSB +1+
√
1−e−uDS−uSB
ni
NB
e−uDS−uSB +1−
√
1−e−uDS−uSB
∣∣∣∣∣∣∣

 , (14)
where: uDS – drain-source and voltage, normalized to ther-
mal voltage Vt = kT/q; other variables have the same mean-
ings as in the case of 〈Rth,SB〉 (see Eq. (11)).
Fig. 3. Body-source voltage versus drain bias in the model of
a non-fully depleted SOI MOSFET.
Rather complex formulae describing thermal genera-
tion/recombination currents in the space-charge regions
have been derived using Shockley-Read-Hall generation/re-
combination model under the assumption of quasi-linear
electric field distribution inside the space charge area. The
main reason for this approach was to develop a closed-form
model valid particularly for low bias conditions. In the
case of a small VDS voltage generation/recombination
model is very important for obtaining the solution
of Eq. (3a).
Figure 3 shows that in the presented model the iterative
solution of this equation leads to a proper source-body
voltage behaviour regardless of the drain bias. This is not
the case with several other models of non-fully depleted
devices.
3.2. Charge definition
After the solution of Eq. (3a) (VBS voltage) was found all
other variables describing the device operation can be cal-
culated. Finally charges associated with the source (QS),
front gate (QG f ), drain (QD) and back gate (QGb) elec-
trodes can be obtained in the presented model in a typi-
cal way:
QS = W

 L∫
0
(
1− y
L
)
q′c, f (y)dy+
L∫
0
(
1− y
L
)
q′c,b(y)dy

 ,
(15)
QG f = W
L∫
0
q′G f (y)dy , (16)
QD = W

 L∫
0
y
L
q′c, f (y)dy+
L∫
0
y
L
q′c,b(y)dy

 , (17)
QGb = W
L∫
0
q′Gb(y)dy , (18)
where q′G f (y), q
′
Gb(y) denote densities (per unit area) of
the gates charges, whereas q′c, f (y), q
′
c,b(y) are densities
of the inversion layer charges at the front and back Si-
SiO2 interfaces. The densities of the charges correspond-
ing to the front interface are given with the following
formulae:
q′c, f (y) = −Cox, f
[
VG f −VFB, f −ψs, f (y)+
q′B, f (y)
Cox, f
]
, (19)
q′G, f (y) = Cox, f
[
VG f −ΦMS, f −ψs, f (y)
]
. (20)
Both expressions mentioned above require surface poten-
tial distribution Ψ(y). It depends on gate bias. In the
case of accumulation, depletion and weak inversion condi-
tions it is almost constant along the gate, whereas in the
case of strong inversion conditions it follows the Fermi
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quasi-level. Analogous expressions are of course valid for
the back interface.
4. Automatic device model synthesizer
modelling example
This section concludes the paper by describing the simula-
tor implementation of the non fully-depleted SOI MOS-
FET model using the automatic device model synthe-
sizer (ADMS) tool [4].
Creating a new SPICE model consists of two main steps:
defining the parameters that the user will enter from
the net list or schematic level, writing the model c-code
itself. Following these steps a new SPICE model can
be used in linear, nonlinear (i.e., harmonic balance), tran-
sient and circuit envelope simulation modes depending on
the simulator capabilities. The ADMS processes both
steps. Based on the Verilog-AMS compact model de-
scription [2, 3], the ADMS tool generated all necessary
c-code to handle the model and its instance parameters,
model codes including all additional functions, as well
as the required derivatives with respect to terminal volt-
ages. The ADMS tool also generates the needed make
files to simplify the procedure of compiling and linking
Fig. 4. Basic component of the ADMS system and internal data
flows.
the new model with the simulator. ADMS reduces the
implementation efforts of compact device definition us-
ing Verilog-AMS model description. At the same time,
it offers a way to substantially improve the robustness
of new compact device models. Implementation of the
same model across different electrical circuit simulators is
automated [7, 8].
Figure 4 shows basic component of the ADMS tool and
illustrates the internal data flow. The main data represen-
tations used in ADMS are based on XML, which is the
universal format for structured documents and data on the
world wide web. XML provides a large set of technologies
that simplify the design of robust, re-usable code. It offers
a simple way to validate internal data. Rules that orga-
nize valid data are written in a subset of XML. The set of
rules forms the so-called document type definition (DTD).
Embedding of an external DTD is possible. This feature
favors the re-use of well established formats. Technologies
built around XML give a powerful means to manipulate
XML data.
5. Conclusion
The behavioural modelling futures of the Verilog-AMS
merged with the ADMS tool [4] offers an excellent com-
pact modelling environment. It facilitates faster develop-
ment of advanced models and allows faster implementa-
tion into commercial IC design tools. Existing models
could be smoothly extended to include important effects
such as RF and thermo-dynamical effects. Furthermore,
developers of new compact models now have access to
the a coherent and highly reliable modelling framework
simplifying model evaluation procedures and verification
tasks across different simulation platforms and operating
systems.
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